rev.1.00 feb. 01, 2005 page 1 of 9 RD74VT1G125 bus buffer gate with 3?state output / dual supply voltage translator rej03d0496?0100 rev.1.00 feb. 01, 2005 description the RD74VT1G125 has a bus buffer gate with 3?state output in a 6 pin package. output is disabled when the associated output enable ( oe ) input is high. to ensure the high impedance state during power up or power down, oe should be connected to v cc in through a pull-up resistor, the minimum value of the resistor is determined by the current sinking capability of the driver. the input is designed to track v cc in, which accepts voltages from 1.2 v to 3.6 v, and the output is designed to track v cc out, which operates at 1.2 v to 3.6 v. low voltage and high-speed operation is suitable for the battery powered products (e.g., notebook computers), and the low power consumption extends the battery life. features ? this product function as level shift that change v cc in input level to v cc out output level by providing different supply voltage to v cc in and v cc out. ? supplied on emboss taping for high-speed automatic mounting. ? supply voltage range: v cc in = 1.2 v to 3.6 v v cc out = 1.2 v to 3.6 v ? operating temperature range: ? 40c to +85c ? all inputs v ih (max.) = 3.6 v (@v cc in = 0 v to 3.6 v) all outputs v o (max.) = 3.6 v (@v cc out = 0 v) ? output current 2 ma (@v cc out = 1.2 v) 4 ma (@v cc out = 1.4 v to 1.6 v) 6 ma (@v cc out = 1.65 v to 1.95 v) 18 ma (@v cc out = 2.3 v to 2.7 v) 24 ma (@v cc out = 3.0 v to 3.6 v) ? ordering information part name package type package code (previous code) package abbreviation taping abbreviation (quantity) RD74VT1G125cle wcsp?6 pin sxbg0006kb?a (tbs?6av) cl e (3,000 pcs / reel) article indication v b y m marking year code month code
RD74VT1G125 rev.1.00 feb. 01, 2005 page 2 of 9 function table inputs oe a output y l h h l l l h x z h: high level l: low level x: immaterial z: high impedance pin arrangement (bottom view) (top view) y 16 2 34 gnd height 0.5 mm 0.5 mm pitch 0.23 mm 6?ball (cl) 0.9 mm 1.4 mm av cc out oe v cc in 5 pin#1 index logic diagram y a o e
RD74VT1G125 rev.1.00 feb. 01, 2005 page 3 of 9 absolute maximum ratings item symbol ratings unit conditions supply voltage range v cc in, v cc out ?0.5 to 4.6 v input voltage range *1 v i ?0.5 to 4.6 v a port or oe ?0.5 to v cc out+0.5 output: ?h? or ?l? output voltage range *1, 2 v o ?0.5 to 4.6 v v cc out: off input clamp current i ik ?50 ma v i < 0 ?50 v o < 0 output clamp current i ok 50 ma v o > v cc +0.5 continuous output current i o 50 ma continuous output current v cc or gnd i cc in, i cc out, i gnd 100 ma package thermal impedance ja 123 c/w storage temperature tstg ?65 to 150 c notes: the absolute maximum ratings are values, which mu st not individually be exceeded, and furthermore, no two of which may be realized at the same time. 1. the input and output voltage rati ngs may be exceeded if the input and output clamp-current ratings are observed. 2. this value is limited to 4.6 v maximum. recommended operating conditions item symbol ratings unit conditions v cc in 1.2 to 3.6 supply voltage range v cc out 1.2 to 3.6 v v i 0 to 3.6 v a port or oe 0 to 3.6 output: ?h? or ?l? or ?z? input/output voltage v o 0 to v cc out v v cc out: off ?2 v cc out = 1.2 v ?4 v cc out = 1.50.1 v ?6 v cc out = 1.80.15 v ?18 v cc out = 2.50.2 v i oh ?24 ma v cc out = 3.30.3 v 2 v cc out = 1.2 v 4 v cc out = 1.50.1 v 6 v cc out = 1.80.15 v 18 v cc out = 2.50.2 v output current i ol 24 ma v cc out = 3.30.3 v input transition rise or fall time ? t / ? v 10 ns / v operation free-air temperature ta ?40 to 85 c
RD74VT1G125 rev.1.00 feb. 01, 2005 page 4 of 9 electrical characteristics (ta = ? 40 to 85c) item symbol v cc in (v) * v cc out (v) * min typ max unit test conditions 1.2 v cc in 0.75 ? ? 1.50.1 v cc in 0.70 ? ? 1.80.15 v cc in 0.65 ? ? 2.50.2 1.6 ? ? v ih 3.30.3 1.2 to 3.6 2.0 ? ? v a port control input 1.2 ? ? v cc in 0.25 1.50.1 ? ? v cc in 0.30 1.80.15 ? ? v cc in 0.35 2.50.2 ? ? 0.7 input voltage v il 3.30.3 1.2 to 3.6 ? ? 0.8 v a port control input 1.2 to 3.6 v cc out ? 0.2 ? ? i oh = ?100 a 1.2 0.9 ? ? i oh = ?2 ma 1.50.1 1.1 ? ? i oh = ?4 ma 1.80.15 1.25 ? ? i oh = ?6 ma 2.50.2 1.7 ? ? i oh = ?18 ma v oh 1.2 to 3.6 3.30.3 2.2 ? ? v i oh = ?24 ma 1.2 to 3.6 ? ? 0.2 i ol = 100 a 1.2 ? ? 0.3 i ol = 2 ma 1.50.1 ? ? 0.3 i ol = 4 ma 1.80.15 ? ? 0.3 i ol = 6 ma 2.50.2 ? ? 0.6 i ol = 18 ma output voltage v ol 1.2 to 3.6 3.30.3 ? ? 0.55 v i ol = 24 ma input current i in 3.6 3.6 ?1.0 ? 1.0 a v in = gnd or v cc in control input off state output current i oz 3.6 3.6 ?1.5 ? 1.5 a v in = v ih or v il output leakage current i off 0 0 ? ? 1.5 a v in , v out = 0 to 3.6 v i cc in 1.2 to 3.6 1.2 to 3.6 ?3.0 ? 3.0 i o(y port) = 0 v in = v cc in or gnd quiescent supply current i cc out 1.2 to 3.6 1.2 to 3.6 ?3.0 ? 3.0 a i o(y port) = 0 v in = v cc in or gnd increase in i cc per input ? i cc 3.6 3.6 ? ? 250 a a port or control v cc in?0.6 (1 input) input capacitance c in 3.3 3.3 ? 3.5 ? pf v in = v cc or gnd note: for conditions shown as min or max, use the appr opriate values under recommended operating conditions.
RD74VT1G125 rev.1.00 feb. 01, 2005 page 5 of 9 switching characteristics v cc in = 3.30.3 v ta = ?40 to 85c v cc out= 1.2 v v cc out= 1.50.1 v v cc out= 1.80.15 v v cc out= 2.50.2 v v cc out= 3.30.3 v item symbol from (input) to (output) typ min max min max min max min max unit test conditions t plh 9.2 2.0 8.8 1.5 5.8 1.0 4.2 1.0 3.5 propagation delay time t phl a y 9.2 2.0 8.8 1.5 5.8 1.0 4.2 1.0 3.5 ns c l = 15pf r l = 2.0k ? t zh 10.2 2.0 9.6 1.5 6.4 1.0 4.2 1.0 3.7 output enable time t zl oe y 10.2 2.0 9.6 1.5 6.4 1.0 4.2 1.0 3.7 ns c l = 15pf r l = 2.0k ? t hz 5.2 2.0 5.6 1.5 5.2 1.0 4.6 1.0 4.5 output disable time t lz oe y 5.2 2.0 5.6 1.5 5.2 1.0 4.6 1.0 4.5 ns c l = 15pf r l = 2.0k ? v cc in = 2.50.2 v ta = ?40 to 85c v cc out= 1.2 v v cc out= 1.50.1 v v cc out= 1.80.15 v v cc out= 2.50.2 v v cc out= 3.30.3 v item symbol from (input) to (output) typ min max min max min max min max unit test conditions t plh 9.5 2.0 9.0 1.5 6.0 1.0 4.4 1.0 3.7 propagation delay time t phl a y 9.5 2.0 9.0 1.5 6.0 1.0 4.4 1.0 3.7 ns c l = 15pf r l = 2.0k ? t zh 10.6 2.0 10.2 1.5 6.6 1.0 4.5 1.0 3.8 output enable time t zl oe y 10.6 2.0 10.2 1.5 6.6 1.0 4.5 1.0 3.8 ns c l = 15pf r l = 2.0k ? t hz 5.4 2.0 5.7 1.5 5.3 1.0 4.5 1.0 4.4 output disable time t lz oe y 5.4 2.0 5.7 1.5 5.3 1.0 4.5 1.0 4.4 ns c l = 15pf r l = 2.0k ? v cc in = 1.8 0.15 v ta = ?40 to 85c v cc out= 1.2 v v cc out= 1.50.1 v v cc out= 1.80.15 v v cc out= 2.50.2 v v cc out= 3.30.3 v item symbol from (input) to (output) typ min max min max min max min max unit test conditions t plh 9.6 2.0 9.2 1.5 6.5 1.0 4.7 1.0 4.0 propagation delay time t phl a y 9.6 2.0 9.2 1.5 6.5 1.0 4.7 1.0 4.0 ns c l = 15pf r l = 2.0k ? t zh 10.8 2.0 10.8 1.5 7.0 1.0 5.2 1.0 4.5 output enable time t zl oe y 10.8 2.0 10.8 1.5 7.0 1.0 5.2 1.0 4.5 ns c l = 15pf r l = 2.0k ? t hz 5.8 2.0 6.0 1.5 5.8 1.0 5.4 1.0 5.2 output disable time t lz oe y 5.8 2.0 6.0 1.5 5.8 1.0 5.4 1.0 5.2 ns c l = 15pf r l = 2.0k ? v cc in = 1.5 0.1 v ta = ?40 to 85c v cc out= 1.2 v v cc out= 1.50.1 v v cc out= 1.80.15 v v cc out= 2.50.2 v v cc out= 3.30.3 v item symbol from (input) to (output) typ min max min max min max min max unit test conditions t plh 9.8 2.0 10.0 1.5 6.9 1.0 5.1 1.0 4.5 propagation delay time t phl a y 9.8 2.0 10.0 1.5 6.9 1.0 5.1 1.0 4.5 ns c l = 15pf r l = 2.0k ? t zh 11.2 2.0 11.2 1.5 7.8 1.0 5.4 1.0 4.8 output enable time t zl oe y 11.2 2.0 11.2 1.5 7.8 1.0 5.4 1.0 4.8 ns c l = 15pf r l = 2.0k ? t hz 6.4 2.0 7.2 1.5 6.4 1.0 5.8 1.0 5.6 output disable time t lz oe y 6.4 2.0 7.2 1.5 6.4 1.0 5.8 1.0 5.6 ns c l = 15pf r l = 2.0k ?
RD74VT1G125 rev.1.00 feb. 01, 2005 page 6 of 9 switching characteristics (cont.) v cc in = 1.2 v ta = ?40 to 85c v cc out= 1.2 v v cc out= 1.50.1 v v cc out= 1.80.15 v v cc out= 2.50.2 v v cc out= 3.30.3 v item symbol from (input) to (output) typ typ typ typ typ unit test conditions t plh 10.5 7.5 6.0 4.5 4.0 propagation delay time t phl a y 10.5 7.5 6.0 4.5 4.0 ns c l = 15pf r l = 2.0k ? t zh 11.6 8.5 6.5 5.0 4.2 output enable time t zl oe y 11.6 8.5 6.5 5.0 4.2 ns c l = 15pf r l = 2.0k ? t hz 7.0 6.2 6.0 5.7 5.5 output disable time t lz oe y 7.0 6.2 6.0 5.7 5.5 ns c l = 15pf r l = 2.0k ? operating characteristics ta = 25c item symbol v cc in (v) v cc out (v) min typ max unit test conditions power dissipation capacitance c pd 3.3 3.3 ? 12 ? pf f = 10 mhz c l = 0 power-up considerations level-translation devices offer an opportunity for successful mixed-voltage signal design. a proper power-up sequence always should be followed to avoid excessive supply current, bus contention, oscillations, or other anomalies caused by improperly biased device pins. take these precautions to guard against such power-up problems. 1. connect ground before any supply voltage is applied. 2. next, power up the control side of the device. (power up of v cc in is first. next power up is v cc out) 3. tie oe to v cc in with a pull-up resistor so that it ramps with v cc in.
RD74VT1G125 rev.1.00 feb. 01, 2005 page 7 of 9 test circuit t / t hz zh t / t plh phl t / t lz zl symbol s1 open gnd v cc 2 c =15pf l v cc out output input see function table v cc in r =2k ? l r =2k ? l pulse generator z = 50 out ? open *1 see under table gnd s1 l note: c includes probe and jig capacitance. waveforms input a 90% 10% 10% v ih gnd v oh v ol t r v ref v ref t f 90% t plh t phl output y v ref v ref v ref v ih v cc 1/2 v cc t r / t f 2.0 ns v cc = 1.2 v to 3.6 v symbol note: input waveform : prr 10 mhz, z o = 50 ? , duty cycle 50%
RD74VT1G125 rev.1.00 feb. 01, 2005 page 8 of 9 input oe 90% 10% 10% v ih gnd v ref v ref t r t f 90% t zl t lz t zh t hz output y waveform?1 waveform?2 v oh v ol v ref v oh v ol v ref v l v h v ref v / v hl v ih t / t rf v h = v oh -0.15 v v l = v ol +0.15 v v h = v oh -0.1 v v l = v ol +0.1 v v h = v oh -0.15 v v l = v ol +0.15 v v h = v oh -0.3 v v l = v ol +0.3 v v cc v cc v cc v cc 1/2 v cc 1/2 v cc 1/2 v cc 1/2 v cc 2.0 ns 2.0 ns 2.0 ns 2.0 ns v cc = 2.5 0.2 v v cc = 3.3 0.3 v v cc = 1.8 0.15 v v cc = 1.2 v, 1.5 0.1 v symbol notes: 1. input waveform : prr 10 mhz, zo = 50 ? , duty cycle 50%. 2. waveform ? 1 is for an output with internal conditions such that the output is low except when disabled by the output control. 3. waveform ? 2 is for an output with internal conditions such that the output is high except when disabled by the output control. 4. the output are measured one at a time with one transition per measurement.
RD74VT1G125 rev.1.00 feb. 01, 2005 page 9 of 9 package dimensions a 12 b c pin#1 index area b a 1 y c c yc seating plane tbs-6av renesas code jeita package code previous code 0.001g mass[typ.] s-xfbga6-0.9x1.4-0.50 sxbg0006kb-a * 1.40 0.20 0.185 0.155 y 1 b z e e a a d x y z 1 0.20 0.05 (0.315) 0.20 0.25 reference symbol dimension in millimeters min nom max 0.50 2 a 0.90 0.50 0.05 0.20 e d * reference value. cab c b 6 m m d e 1 2 a a d e a e z z e
keep safety first in your circuit designs! 1. renesas technology corp. puts the maximum effort into making semiconductor products better and more reliable, but there is al ways the possibility that trouble may occur with them. trouble with semiconductors may lead to personal injury, fire or property damage. remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap. notes regarding these materials 1. these materials are intended as a reference to assist our customers in the selection of the renesas technology corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to renesas t echnology corp. or a third party. 2. renesas technology corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating i n the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials. 3. all information contained in these materials, including product data, diagrams, charts, programs and algorithms represents in formation on products at the time of publication of these materials, and are subject to change by renesas technology corp. without notice due to product improvement s or other reasons. it is therefore recommended that customers contact renesas technology corp. or an authorized renesas technology corp. product distrib utor for the latest product information before purchasing a product listed herein. the information described here may contain technical inaccuracies or typographical errors. renesas technology corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or e rrors. please also pay attention to information published by renesas technology corp. by various means, including the renesas technolo gy corp. semiconductor home page (http://www.renesas.com). 4. when using any or all of the information contained in these materials, including product data, diagrams, charts, programs, an d algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. renesas technology corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein. 5. renesas technology corp. semiconductors are not designed or manufactured for use in a device or system that is used under cir cumstances in which human life is potentially at stake. please contact renesas technology corp. or an authorized renesas technology corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerosp ace, nuclear, or undersea repeater use. 6. the prior written approval of renesas technology corp. is necessary to reprint or reproduce in whole or in part these materia ls. 7. if these products or technologies are subject to the japanese export control restrictions, they must be exported under a lice nse from the japanese government and cannot be imported into a country other than the approved destination. any diversion or reexport contrary to the export control laws and regulations of japan and/or the country of destination is pro hibited. 8. please contact renesas technology corp. for further details on these materials or the products contained therein. sales strategic planning div. nippon bldg., 2-6-2, ohte-machi, chiyoda-ku, tokyo 100-0004, japan http://www.renesas.com refer to " http://www.renesas.com/en/network " for the latest and detailed information. renesas technology america, inc. 450 holger way, san jose, ca 95134-1368, u.s.a tel: <1> (408) 382-7500, fax: <1> (408) 382-7501 renesas technology europe limited dukes meadow, millboard road, bourne end, buckinghamshire, sl8 5fh, u.k. tel: <44> (1628) 585-100, fax: <44> (1628) 585-900 renesas technology hong kong ltd. 7th floor, north tower, world finance centre, harbour city, 1 canton road, tsimshatsui, kowloon, hong kong tel: <852> 2265-6688, fax: <852> 2730-6071 renesas technology taiwan co., ltd. 10th floor, no.99, fushing north road, taipei, taiwan tel: <886> (2) 2715-2888, fax: <886> (2) 2713-2999 renesas technology (shanghai) co., ltd. unit2607 ruijing building, no.205 maoming road (s), shanghai 200020, china tel: <86> (21) 6472-1001, fax: <86> (21) 6415-2952 renesas technology singapore pte. ltd. 1 harbour front avenue, #06-10, keppel bay tower, singapore 098632 tel: <65> 6213-0200, fax: <65> 6278-8001 renesas sales offices ? 2005. renesas technology corp., all rights reserved. printed in japan. colophon .2.0
|
